jimzah/zig
1
0
Fork 0
mirror of https://github.com/ziglang/zig.git synced 2024-11-27 07:32:44 +00:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

std.target.riscv: fix baseline_rv32 missing feature "32bit"

Browse Source
This commit is contained in:
serg 2023-04-16 10:59:11 +03:00 committed by Andrew Kelley
parent 2b7334c3a9
commit 5bc35fa75b
2 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
lib/std/target/riscv.zig
View File

@ -748,6 +748,7 @@ pub const cpu = struct {
.name = "baseline_rv32", .name = "baseline_rv32",
.llvm_name = null, .llvm_name = null,
.features = featureSet(&[_]Feature{ .features = featureSet(&[_]Feature{
.@"32bit",
.a, .a,
.c, .c,
.d, .d,

2
tools/update_cpu_features.zig
View File

@ -866,7 +866,7 @@ const llvm_targets = [_]LlvmTarget{
.{ .{
.llvm_name = null, .llvm_name = null,
.zig_name = "baseline_rv32", .zig_name = "baseline_rv32",
.features = &.{ "a", "c", "d", "f", "m" }, .features = &.{ "32bit", "a", "c", "d", "f", "m" },
}, },
.{ .{
.llvm_name = null, .llvm_name = null,