mirror of
https://github.com/ziglang/zig.git
synced 2024-11-27 15:42:49 +00:00
stage2: sparcv9: Add simple test case
This commit is contained in:
parent
47b136e3b3
commit
f6b95166eb
39
test/stage2/sparcv9.zig
Normal file
39
test/stage2/sparcv9.zig
Normal file
@ -0,0 +1,39 @@
|
||||
const std = @import("std");
|
||||
const TestContext = @import("../../src/test.zig").TestContext;
|
||||
|
||||
const linux_sparcv9 = std.zig.CrossTarget{
|
||||
.cpu_arch = .sparcv9,
|
||||
.os_tag = .linux,
|
||||
};
|
||||
|
||||
pub fn addCases(ctx: *TestContext) !void {
|
||||
{
|
||||
var case = ctx.exe("sparcv9 hello world", linux_sparcv9);
|
||||
// Regular old hello world
|
||||
case.addCompareOutput(
|
||||
\\const msg = "Hello, World!\n";
|
||||
\\
|
||||
\\pub export fn _start() noreturn {
|
||||
\\ asm volatile ("ta 0x6d"
|
||||
\\ :
|
||||
\\ : [number] "{g1}" (4),
|
||||
\\ [arg1] "{o0}" (1),
|
||||
\\ [arg2] "{o1}" (@ptrToInt(msg)),
|
||||
\\ [arg3] "{o2}" (msg.len)
|
||||
\\ : "o0", "o1", "o2", "o3", "o4", "o5", "o6", "o7", "memory"
|
||||
\\ );
|
||||
\\
|
||||
\\ asm volatile ("ta 0x6d"
|
||||
\\ :
|
||||
\\ : [number] "{g1}" (1),
|
||||
\\ [arg1] "{o0}" (0)
|
||||
\\ : "o0", "o1", "o2", "o3", "o4", "o5", "o6", "o7", "memory"
|
||||
\\ );
|
||||
\\
|
||||
\\ unreachable;
|
||||
\\}
|
||||
,
|
||||
"Hello, World!\n",
|
||||
);
|
||||
}
|
||||
}
|
Loading…
Reference in New Issue
Block a user