mirror of
https://github.com/ziglang/zig.git
synced 2024-11-27 07:32:44 +00:00
2117fbdae3
upstream commit 1931d3cb20a00da732c5210b123656632982fde0
226 lines
7.7 KiB
C
Vendored
226 lines
7.7 KiB
C
Vendored
/*===---- avx512vlcdintrin.h - AVX512VL and AVX512CD intrinsics ------------===
|
|
*
|
|
* Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
* See https://llvm.org/LICENSE.txt for license information.
|
|
* SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
*
|
|
*===-----------------------------------------------------------------------===
|
|
*/
|
|
#ifndef __IMMINTRIN_H
|
|
#error "Never use <avx512vlcdintrin.h> directly; include <immintrin.h> instead."
|
|
#endif
|
|
|
|
#ifndef __AVX512VLCDINTRIN_H
|
|
#define __AVX512VLCDINTRIN_H
|
|
|
|
/* Define the default attributes for the functions in this file. */
|
|
#define __DEFAULT_FN_ATTRS128 __attribute__((__always_inline__, __nodebug__, __target__("avx512vl,avx512cd"), __min_vector_width__(128)))
|
|
#define __DEFAULT_FN_ATTRS256 __attribute__((__always_inline__, __nodebug__, __target__("avx512vl,avx512cd"), __min_vector_width__(256)))
|
|
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_broadcastmb_epi64 (__mmask8 __A)
|
|
{
|
|
return (__m128i) _mm_set1_epi64x((long long) __A);
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_broadcastmb_epi64 (__mmask8 __A)
|
|
{
|
|
return (__m256i) _mm256_set1_epi64x((long long)__A);
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_broadcastmw_epi32 (__mmask16 __A)
|
|
{
|
|
return (__m128i) _mm_set1_epi32((int)__A);
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_broadcastmw_epi32 (__mmask16 __A)
|
|
{
|
|
return (__m256i) _mm256_set1_epi32((int)__A);
|
|
}
|
|
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_conflict_epi64 (__m128i __A)
|
|
{
|
|
return (__m128i) __builtin_ia32_vpconflictdi_128 ((__v2di) __A);
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_mask_conflict_epi64 (__m128i __W, __mmask8 __U, __m128i __A)
|
|
{
|
|
return (__m128i)__builtin_ia32_selectq_128((__mmask8)__U,
|
|
(__v2di)_mm_conflict_epi64(__A),
|
|
(__v2di)__W);
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_maskz_conflict_epi64 (__mmask8 __U, __m128i __A)
|
|
{
|
|
return (__m128i)__builtin_ia32_selectq_128((__mmask8)__U,
|
|
(__v2di)_mm_conflict_epi64(__A),
|
|
(__v2di)_mm_setzero_si128());
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_conflict_epi64 (__m256i __A)
|
|
{
|
|
return (__m256i) __builtin_ia32_vpconflictdi_256 ((__v4di) __A);
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_mask_conflict_epi64 (__m256i __W, __mmask8 __U, __m256i __A)
|
|
{
|
|
return (__m256i)__builtin_ia32_selectq_256((__mmask8)__U,
|
|
(__v4di)_mm256_conflict_epi64(__A),
|
|
(__v4di)__W);
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_maskz_conflict_epi64 (__mmask8 __U, __m256i __A)
|
|
{
|
|
return (__m256i)__builtin_ia32_selectq_256((__mmask8)__U,
|
|
(__v4di)_mm256_conflict_epi64(__A),
|
|
(__v4di)_mm256_setzero_si256());
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_conflict_epi32 (__m128i __A)
|
|
{
|
|
return (__m128i) __builtin_ia32_vpconflictsi_128 ((__v4si) __A);
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_mask_conflict_epi32 (__m128i __W, __mmask8 __U, __m128i __A)
|
|
{
|
|
return (__m128i)__builtin_ia32_selectd_128((__mmask8)__U,
|
|
(__v4si)_mm_conflict_epi32(__A),
|
|
(__v4si)__W);
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_maskz_conflict_epi32 (__mmask8 __U, __m128i __A)
|
|
{
|
|
return (__m128i)__builtin_ia32_selectd_128((__mmask8)__U,
|
|
(__v4si)_mm_conflict_epi32(__A),
|
|
(__v4si)_mm_setzero_si128());
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_conflict_epi32 (__m256i __A)
|
|
{
|
|
return (__m256i) __builtin_ia32_vpconflictsi_256 ((__v8si) __A);
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_mask_conflict_epi32 (__m256i __W, __mmask8 __U, __m256i __A)
|
|
{
|
|
return (__m256i)__builtin_ia32_selectd_256((__mmask8)__U,
|
|
(__v8si)_mm256_conflict_epi32(__A),
|
|
(__v8si)__W);
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_maskz_conflict_epi32 (__mmask8 __U, __m256i __A)
|
|
{
|
|
return (__m256i)__builtin_ia32_selectd_256((__mmask8)__U,
|
|
(__v8si)_mm256_conflict_epi32(__A),
|
|
(__v8si)_mm256_setzero_si256());
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_lzcnt_epi32 (__m128i __A)
|
|
{
|
|
return (__m128i) __builtin_ia32_vplzcntd_128 ((__v4si) __A);
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_mask_lzcnt_epi32 (__m128i __W, __mmask8 __U, __m128i __A)
|
|
{
|
|
return (__m128i)__builtin_ia32_selectd_128((__mmask8)__U,
|
|
(__v4si)_mm_lzcnt_epi32(__A),
|
|
(__v4si)__W);
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_maskz_lzcnt_epi32 (__mmask8 __U, __m128i __A)
|
|
{
|
|
return (__m128i)__builtin_ia32_selectd_128((__mmask8)__U,
|
|
(__v4si)_mm_lzcnt_epi32(__A),
|
|
(__v4si)_mm_setzero_si128());
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_lzcnt_epi32 (__m256i __A)
|
|
{
|
|
return (__m256i) __builtin_ia32_vplzcntd_256 ((__v8si) __A);
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_mask_lzcnt_epi32 (__m256i __W, __mmask8 __U, __m256i __A)
|
|
{
|
|
return (__m256i)__builtin_ia32_selectd_256((__mmask8)__U,
|
|
(__v8si)_mm256_lzcnt_epi32(__A),
|
|
(__v8si)__W);
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_maskz_lzcnt_epi32 (__mmask8 __U, __m256i __A)
|
|
{
|
|
return (__m256i)__builtin_ia32_selectd_256((__mmask8)__U,
|
|
(__v8si)_mm256_lzcnt_epi32(__A),
|
|
(__v8si)_mm256_setzero_si256());
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_lzcnt_epi64 (__m128i __A)
|
|
{
|
|
return (__m128i) __builtin_ia32_vplzcntq_128 ((__v2di) __A);
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_mask_lzcnt_epi64 (__m128i __W, __mmask8 __U, __m128i __A)
|
|
{
|
|
return (__m128i)__builtin_ia32_selectq_128((__mmask8)__U,
|
|
(__v2di)_mm_lzcnt_epi64(__A),
|
|
(__v2di)__W);
|
|
}
|
|
|
|
static __inline__ __m128i __DEFAULT_FN_ATTRS128
|
|
_mm_maskz_lzcnt_epi64 (__mmask8 __U, __m128i __A)
|
|
{
|
|
return (__m128i)__builtin_ia32_selectq_128((__mmask8)__U,
|
|
(__v2di)_mm_lzcnt_epi64(__A),
|
|
(__v2di)_mm_setzero_si128());
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_lzcnt_epi64 (__m256i __A)
|
|
{
|
|
return (__m256i) __builtin_ia32_vplzcntq_256 ((__v4di) __A);
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_mask_lzcnt_epi64 (__m256i __W, __mmask8 __U, __m256i __A)
|
|
{
|
|
return (__m256i)__builtin_ia32_selectq_256((__mmask8)__U,
|
|
(__v4di)_mm256_lzcnt_epi64(__A),
|
|
(__v4di)__W);
|
|
}
|
|
|
|
static __inline__ __m256i __DEFAULT_FN_ATTRS256
|
|
_mm256_maskz_lzcnt_epi64 (__mmask8 __U, __m256i __A)
|
|
{
|
|
return (__m256i)__builtin_ia32_selectq_256((__mmask8)__U,
|
|
(__v4di)_mm256_lzcnt_epi64(__A),
|
|
(__v4di)_mm256_setzero_si256());
|
|
}
|
|
|
|
#undef __DEFAULT_FN_ATTRS128
|
|
#undef __DEFAULT_FN_ATTRS256
|
|
|
|
#endif /* __AVX512VLCDINTRIN_H */
|